Digital Principles and System Design MCQs with answers Page - 6

A

Admin • 833.24K Points
Coach

Q. A procedure that specifies finite set of steps is called

• (A) algorithm
• (B) flow chart
• (C) chart
• (D) venn diagram

Show Answer Discuss Share

Correct answer - Option (A)

Explanation:

a procedure that specifies finite set of steps is called algorithm, while a flowchart is a pictorial representation of the algorithm.

A

Admin • 833.24K Points
Coach

Q. How many NOT gates are required for the construction of a 4-to-1 multiplexer?

• (A) 3
• (B) 4
• (C) 2
• (D) 5

Show Answer Discuss Share

Correct answer - Option (C)

Explanation:

there are two not gates required for the construction of 4-to-1 multiplexer. x0, x1, x2 and x3 are the inputs and c1 and c0 are the select lines and m is the output.

A

Admin • 833.24K Points
Coach

Q. In the given 4-to-1 multiplexer, if c1 = 0 and c0 = 1 then the output M is

• (A) x0
• (B) x1
• (C) x2
• (D) x3

Show Answer Discuss Share

Correct answer - Option (B)

Explanation:

the output will be x1, because c1 = 0 and c0 = 1 results into 1 which further results as x1. and rest of the and gates gives output as 0.

A

Admin • 833.24K Points
Coach

Q. The enable input is also known as

• (A) select input
• (B) decoded input
• (C) strobe
• (D) sink

Show Answer Discuss Share

Correct answer - Option (C)

Explanation:

the enable input is also known as strobe which is used to cascade two or more multiplexer ics to construct a multiplexer with a larger number of inputs. enable input activates the multiplexer to operate.

A

Admin • 833.24K Points
Coach

Q. The full form of HDL is

• (A) higher descriptive language
• (B) higher definition language
• (C) hardware description language
• (D) high descriptive language

Show Answer Discuss Share

Correct answer - Option (C)

Explanation:

the full form of hdl is hardware description language.

A

Admin • 833.24K Points
Coach

Q. The full form of VHDL is

• (A) very high descriptive language
• (B) verilog hardware description language
• (C) variable definition language
• (D) none of the mentioned

Show Answer Discuss Share

Correct answer - Option (B)

Explanation:

the full form of vhdl is verilog hardware description language.

A

Admin • 833.24K Points
Coach

Q. VHSIC stands for

• (A) very high speed integrated circuits
• (B) very higher speed integration circuits
• (C) variable high speed integrated circuits
• (D) variable higher speed integration circuits

Show Answer Discuss Share

Correct answer - Option (A)

Explanation:

vhsic stands for very high speed integrated circuits.

A

Admin • 833.24K Points
Coach

Q. VHDL is being used for

• (A) documentation
• (B) verification
• (C) synthesis of large digital design
• (D) all of the mentioned

Show Answer Discuss Share

Correct answer - Option (D)

Explanation:

the full form of vhdl is verilog hardware description language. the acronym of vhdl itself captures the entire theme of the language and it describes the hardware in the same manner as

A

Admin • 833.24K Points
Coach

Q. The use of VHDL can be done in ways.

• (A) 2
• (B) 3
• (C) 4
• (D) 5

Show Answer Discuss Share

Correct answer - Option (B)

Explanation:

the vhdl has three coding styles are:

A

Admin • 833.24K Points
Coach

Q. At high frequencies when the sampling interval is too long in a frequency counter

• (A) the counter works fine
• (B) the counter undercounts the frequency
• (C) the measurement is less precise
• (D) the counter overflows

Show Answer Discuss Share

Correct answer - Option (D)

Explanation:

let the sampling time be 1 sec. this means the counter will count the number of pulses from the unknown signal for 1sec duration and would display it after 1 sec. thus if the signal is of 800 hz, at the end of 1 sec, counter would have counted up to 800. thus, in case of high frequencies and high sampling time, counter might count beyond its limit and overflows.

• Previous
• First
• 6
• 7
• 8
• 9
• 10

• ....

• Last
• Next

Jump to Go