dual edge triggered d flip-flop (ttl).

dual edge triggered jk flip-flop (ttl).

dual edge triggered d flip-flop (cmos).

dual edge triggered d flip-flop (ttl).

dual edge triggered jk flip-flop (cmos).

Digital Electronics and Logic Design MCQ Questions and answers

A

Admin • 833.24K Points
Coach

Q. The MSI chip 7474 is

(A) dual edge triggered jk flip-flop (ttl).
(B) dual edge triggered d flip-flop (cmos).
(C) dual edge triggered d flip-flop (ttl).
(D) dual edge triggered jk flip-flop (cmos).

A

Admin • 833.24K Points
Coach

Q. The logic 0 level of a CMOS logic device is approximately

(A) 1.2 volts
(B) 0.4 volts
(C) 5 volts
(D) 0 volts

A

Admin • 833.24K Points
Coach

Q. What is unique about TTL devices such as the 74SXX?

(A) these devices use schottky transistors and diodes to prevent them from going into saturation; this results in faster turn-on and turn-off times, which translates into higher frequency operation.
(B) the gate transistors are silicon (s), and the gates therefore have lower values of leakage current.
(C) the s denotes the fact that a single gate is present in the ic rather than the usual package of 2–6 gates.
(D) the s denotes a slow version of the device, which is a consequen ce of its higher power rating.

A

Admin • 833.24K Points
Coach

Q. Which of the following logic families has the shortest propagation delay?

(A) cmos
(B) bicmos
(C) ecl
(D) 74sxx

A

Admin • 833.24K Points
Coach

Q. Why must CMOS devices be handled with care?

(A) so they don’t get dirty
(B) because they break easily
(C) because they can be damaged by static electricity discharge
(D) all of above

A

Admin • 833.24K Points
Coach

Q. When is a level-shifter circuit needed in interfacing logic?

(A) a level shifter is always needed.
(B) a level shifter is never needed.
(C) when the supply voltages are the same
(D) when the supply voltages are different

A

Admin • 833.24K Points
Coach

Q. A TTL totem-pole circuit is designed so that the output transistors:

(A) are always on together
(B) provide linear phase splitting
(C) provide voltage regulation
(D) are never on together

A

Admin • 833.24K Points
Coach

Q. The most common TTL series ICs are:

(A) e-mosfet
(B) 7400
(C) quad
(D) ac00

A

Admin • 833.24K Points
Coach

Q. Which family of devices has the characteristic of preventing saturation during operation?

(A) ttl
(B) ecl
(C) mos
(D) iil

A

Admin • 833.24K Points
Coach

Q. How many 74LSTTL logic gates can be driven from a 74TTL gate?

(A) 10
(B) 20
(C) 30
(D) 40

Digital Electronics and Logic Design MCQs with answers Page - 28

Q. The MSI chip 7474 is

Q. The logic 0 level of a CMOS logic device is approximately

Q. What is unique about TTL devices such as the 74SXX?

Q. Which of the following logic families has the shortest propagation delay?

Q. Why must CMOS devices be handled with care?

Q. When is a level-shifter circuit needed in interfacing logic?

Q. A TTL totem-pole circuit is designed so that the output transistors:

Q. The most common TTL series ICs are:

Q. Which family of devices has the characteristic of preventing saturation during operation?

Q. How many 74LSTTL logic gates can be driven from a 74TTL gate?

Add MCQ in this Category

Browse Categories