Digital Logic Circuits (DLC) MCQs with answers Page - 33

Here, you will find a collection of MCQ questions on Digital Logic Circuits (DLC). Go through these questions to enhance your preparation for upcoming examinations and interviews.

To check the correct answer, simply click the View Answer button provided for each question.

Have your own questions to contribute? Click the button below to share your MCQs with others!

+ Add Question

A

Admin • 833.24K Points
Coach

Q. What happens if the input is low in FSM?

  • (A) change of state
  • (B) no transition in state
  • (C) remains in a single state
  • (D) invalid state

A

Admin • 833.24K Points
Coach

Q. . In FSM diagram what does circle represent?

  • (A) change of state
  • (B) state
  • (C) output value
  • (D) initial state

A

Admin • 833.24K Points
Coach

Q. In the FSM diagram, what does arrow between the circles represent?

  • (A) change of state
  • (B) state
  • (C) output value
  • (D) initial state

A

Admin • 833.24K Points
Coach

Q. . In the FSM diagram, what does the information below the line in the circle represent?

  • (A) change of state
  • (B) state
  • (C) output value
  • (D) initial state

A

Admin • 833.24K Points
Coach

Q. Moore machine has states than a mealy machine.

  • (A) fewer
  • (B) more
  • (C) equal
  • (D) negligible

A

Admin • 833.24K Points
Coach

Q. State transition happens in every clock cycle.

  • (A) once
  • (B) twice
  • (C) thrice
  • (D) four times

A

Admin • 833.24K Points
Coach

Q. Output values of mealy type FSM are determined by its

  • (A) input values
  • (B) output values
  • (C) both input values and current state
  • (D) current state

A

Admin • 833.24K Points
Coach

Q. What kind of output does mealy machine produce?

  • (A) asynchronous
  • (B) synchronous
  • (C) level
  • (D) pulsed

A

Admin • 833.24K Points
Coach

Q. States in FSM are represented by

  • (A) bits
  • (B) bytes
  • (C) word
  • (D) character

A

Admin • 833.24K Points
Coach

Q. What is the first step in writing the VHDL for an FSM?

  • (A) to define the vhdl entity
  • (B) naming the entity
  • (C) defining the data type
  • (D) creating the states

Add MCQ in this Category

If you want to share an MCQ question in this category, it's a great idea! It will be helpful for many other students using this website.

Share Your MCQ