Computer Microprocessor and Assembly Language MCQs with answers Page - 2

Here, you will find a collection of MCQ questions on Computer Microprocessor and Assembly Language. Go through these questions to enhance your preparation for upcoming examinations and interviews.

To check the correct answer, simply click the View Answer button provided for each question.

Have your own questions to contribute? Click the button below to share your MCQs with others!

+ Add Question

A

Admin • 833K Points
Coach

Q. Which are the architectural paradigms in microprocessor:

  • (A) RISC
  • (B) CISC
  • (C) PISC
  • (D) A and B

A

Admin • 833K Points
Coach

Q. Which is not the main architectural feature of Power PC

  • (A) It is not based on RISC
  • (B) Superscalar implementation
  • (C) Both 32 & 64 Bit
  • (D) Paged Memory management architecture

A

Admin • 833K Points
Coach

Q. Which is not the main feature of DEC Alpha

  • (A) 64 Bit RISC processor
  • (B) Designed to replace 32 VAX(CISC)
  • (C) Seven stage split integer/floating point pipeline
  • (D) Variable Instruction length

A

Admin • 833K Points
Coach

Q. Which is not the open-source OS

  • (A) Debian
  • (B) BSD Unix
  • (C) Gentoo & Red Hat Linux
  • (D) Windows

A

Admin • 833K Points
Coach

Q. __________ a subsystem that transfer data between computer components inside a computer or between computer

  • (A) Chip
  • (B) Register
  • (C) Processor
  • (D) Bus

A

Admin • 833K Points
Coach

Q. ________ causes the address of the next microprocessor to be obtained from the memory

  • (A) CRJA
  • (B) ROM
  • (C) MAP
  • (D) HLT

A

Admin • 833K Points
Coach

Q. ________ is the condition

  • (A) CD
  • (B) IR
  • (C) Both a and b
  • (D) None of these

A

Admin • 833K Points
Coach

Q. _________ is the most commonly used cache controller with a number of processor sets

  • (A) L211 controller
  • (B) L210 controller
  • (C) L214 controller
  • (D) None of these

A

Admin • 833K Points
Coach

Q. ________ is the most important segment and it contains the actual assembly language instruction to be executed by the microprocessor

  • (A) Data segment
  • (B) Code segment
  • (C) Stack segment
  • (D) Extra segment

A

Admin • 833K Points
Coach

Q. ________ is usually the first level of memory access by the microprocessor

  • (A) Cache memory
  • (B) Data memory
  • (C) Main memory
  • (D) All of these

Add MCQ in this Category

If you want to share an MCQ question in this category, it's a great idea! It will be helpful for many other students using this website.

Share Your MCQ

Browse Categories

Click on category to learn MCQs of that category.