A

Admin • 802.91K Points
Coach

Q. What parameter causes the main limit on fan-out of CMOS logic in high-speed applications?

  • (A) d.c. input current
  • (B) output current
  • (C) input capacitance
  • (D) power supply voltage.

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.