Your MCQ
Feed
(current)
Add MCQ
Notifications
0
Categories
Tags
Login
Search
Home
/ Report Question
Q. What parameter causes the main limit on fan-out of CMOS logic in high-speed applications?
A. d.c. input current
B. output current
C. input capacitance
D. power supply voltage.
Name
Email
Message