A

Admin • 833K Points
Coach

Q. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when

  • (A) the clock pulse is low
  • (B) the clock pulse is high
  • (C) the clock pulse transitions from low to high
  • (D) the clock pulse transitions from high to low

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.