A

Admin • 833K Points
Coach

Q. What is an ambiguous condition in a NAND based S’-R’ latch?

  • (A) s’=0, r’=1
  • (B) s’=1, r’=0
  • (C) s’=1, r’=1
  • (D) s’=0, r’=0

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.