A

Admin • 833.24K Points
Coach

Q. If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by

  • (A) nt sec
  • (B) (n-1)t sec
  • (C) n/t sec
  • (D) (2n+1)t sec

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.