A

Admin • 833.24K Points
Coach

Q. A pulse train can be delayed by a finite number of clock periods using

  • (A) a serial-in serial-out shift register
  • (B) a serial-in parallel-out shift register
  • (C) both (a) and (b)
  • (D) a parallel- in parallel- out shift register

No solution found for this question.
Add Solution and get +2 points.

You must be Logged in to update hint/solution

Discusssion

Login to discuss.

Be the first to start discuss.