A
Q. 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
- Correct Answer - Option(D)
- Views: 18
- Filed under category Digital Electronics and Logic Design
- Hashtags:
Discusssion
Login to discuss.